		1449A/PTO (Modified) 1 P (Concepts as necessary)	Attorney Docket No.: 04259.P044	Application Number: 09/954,915		
		MAR 0 5 2002 5	First Named Inventor: Mark Peting Filing Date: September 17, 2001	MAR	CEIVED 0 8 2002	
		OTHER ART - NO PATENT	LITERATURE DOCUMENTS	010111010	gy Center 260	
Examiner Cite Initials* No'		Include name of the author (in CAPITAL LETTERS), title of the article (when appropriate), title of the item (book, magazine, journal, serial, symposium, catalog, etc.), date, page(s), volume-issue number(s), publisher, city and/or country where published				
KT		JAMES TSUI, Frequency Channelization Second Edition, Pages 363 – 396, 2001 A				
		ZHENGDAO WANG and GEORGIOS Communications where Fourier Meets Minnesota, Minneapolis MN., Pages 1-2	Shannon, Department of ECE, Ur 1, May 2000	uiversity of		
		E. VERRIEST, ISEN, Implementing an Sonar Receiver Performance Using the 1996, Texas Instruments, Pages 1-24.	Adaptive Noise Canceling System TMS320C31 DSP, ESIEE, Paris, S	eptember		
	1	G.A. SHAW, R.A. FORD, J.C. ANDERS RASSP Benchmark 2 Technical Descri Lincoln Library, 153 pages total, 10	ption, Massachusetts Institute Of TUJUST 1995	Technology		
		"www.inventra.com/inventra/se MENTOR GRAPHICS, Hardware Design	gn of Decimators/Interpolators, Pa	ges 1-38,2006		
		"www.mentor.com/inventra/so MENTOR GRAPHICS, Introduction to	ftcore/workshop/SDmod95 AD/DA Converters, Pages 1-27, 2	L", 00,6	;	
		http://www.mentor.com/inventra/sod GRAPHICS, Design of the Decimation & In				
W RT		http://www.mentor.com/inventra/sol GRAPHICS, Sigma Delta Converter Applic	ftcore/workshop/Applications95 ations, Pages 1-5, 200 Y	/, MENTOR		
		•				
					•	
				,		

Burden Hour Statement: This form is estimated to take 2.0 hours to complete. Time will vary depending upon the needs of the individual case. Any comments on the amount of time you are required to complete this form should be sent to the Chief Information Officer, Patent and Trademark Office, Washington, DC 20231. DO NOT SEND FEES OR COMPLETED PORMS TO THIS ADDRESS. SEND TO: Assistant Commissioner for Patents, Washington, DC 20231.

Examiner /Khai Tran/ Date 11/08/2006
Signature Considered

<sup>\*</sup>Examiner: Initial if reference considered, whether or not citation is in conformance with MPEP 609. Draw line through citation if not in conformance and not considered. Include copy of this form with next communication.

Unique citation designation number. <sup>2</sup>Applicant is to place a check mark here if English language Translation is attached.

Cub allerta for	- Enem 1	440/PTO			Com	plete if Known		
Substitute for Form 1449/PTO					Application Number	09/954,915		
	_			LOSURE	Filing Date	September 17,2801	<del></del>	
SPAT	EME	NT BY	Y API	PLICANT	First Named Inventor:	Mark Peting	VF	
STATEMENT BY APPLICANT (use a many sheets as necessary) AUG 1 6 2004					Art Unit	2661 AUC 1 7	2004	
					Examiner Name	Not Yet Assigned	<del>2004</del>	
Skeet	2 8		of	2	Attorney Docket Number	004259.P04Technology C	enter 2	
MADEM	AFIR			<u> </u>	TERATURE DOCUMENTS			
Examiner Initials*	er Cite Include name of the author (in CAPIT. No item (book, magazine, journal, ser				TAL LETTERS), title of the article erial, symposium, catalog, etc.), colisher, city and/or country where	late, page(s), volume-Issue published	T²	
KT I		BREE, E Researc	T AL., "A h Group,	Bit-Serial Architect University of Saska	ure For A VLSI Viterbi Processor tchewan, Saskatoon, IEEE, WES	', Communications Systems CANEX '88, 1988, pages 72-77.		
, .	BIVER, ET AL., "Architectural Design and Realization Of A Single-Chip Viterbi Decoder", Elsevie Science Publishers B.V., INTEGRATION, The VLSI Journal 8 (1989), October, No. 1, Amsterdam Pages 3-16.  BREE, ET AL., "A Modular Bit-Serial Architecture For Large Constraint-Length Viterbi Decoding" Communications Systems Research Group, University of Saskatchewan, Saskatoon, Canada, IE International Conference on Communications", 1990, pages 1501-1506.							
	Storage", 1997, IEEE TENCON - ons, ASIC Center Corporate s 89-92.							
		W.H. YII Surrey,	M and F.I UK, Publ	P. COAKLEY, "On-E ication Date, Februa	Board Processing For KA-Band Apry 11, 1993., XP 000458011, pp.	pplications", University of 225-229.		
KT		HASHID Manage	OA MITSU ement Info	JYOSHI, "Hierachica ormation," Patent Ab	al Network Management System of stracts of Japan, Publication No.	and Control Method for Network 07226777, とのら		
-								
	<del></del>						_	
Evaminer				/ · -	,	Date		

\*Examiner: Initial if reference considered, whether or not citation is in conformance with MPEP 609. Draw line through citation if not in conformance and not considered. Include copy of this form with next communication to applicant.

11/08/2006

Considered

¹Applicant's unique citation designation number (optional). ²Applicant is to place a check mark here if English Translation is attached.

This collection of information is required by 37 CFR 1.98. The information is required to obtain or retain a benefit by the public which is to file (and by the USPTO to process) an application. Confidentiality is governed by 35 U.S.C. 122 and 37 CFR 1.14. This collection is estimated to take 2 hours to complete including gathering, preparing, and submitting the completed application form to the USPTO. Time will vary depending upon the Individual case. Any comments on the amount of time you require to complete this form and/or suggestions for reducing this burden, should be sent to the Chief Information Officer, U.S. Patent and Trademark Office, P.O. Box 1450, Alexandria, VA 22313-1450. DO NOT SENT FEES OR COMPLETED FORMS TO THIS ADDRESS. SEND TO: Commissioner for Patents, P.O. Box 1450, Alexandria, Virginia 22313-1450. If you need assistance in completing the form, call 1-800-PTO-8199 (1-800-788-9199) and select option 2.

/Khai Tran/

Examiner

Signature